Timing domains remain separate — no cross-domain speedup





Same 58 canonical samples. CPU decode timings exclude initialization, IPC and scoring.
One unrandomized run per method: lower BP–OSD0 wall time does not establish a speed advantage.
Relay software timing unavailable; no measured FPGA/Fmax timing or cross-domain clock conversion.